This report provides a detailed overview of the 2006 OPERA BPL standard, survey of powerline architectures, attenuation and noise and of the 2007 OPERA Phase 2 project and its field trials. We discuss the DS2 chipsets, practical data rates which can be expected for access BPL systems and for in-home PLC systems and PLC market requirements developed by the Universal Powerline Association.
