Customers who bought this item also bought

• Electric Motors for Electric Vehicles 2013-2023: Forecasts, Technologies, Players
• 2012 Deep Research Report on China Wind Turbine Generator Industry
• Egypt Power Report Q2 2013
• Egypt Power Report Q1 2013
• Egypt Power Market Outlook to 2030 - Business Propensity Indicator (BPI), Market Trends, Regulations and Competitive Landscape
• Energy Efficient Motors Market (2013–2018): By Product (Synchronous (Reluctance, Permanent Magnet), Asynchronous (Squirrel Cage, Wound Rotor), DC Motor (Brushless, Brushed)); Type (IE3, IE2, IE1, NEMA); Application (Fans, Pump, HVAC, Compressed Air)
• Egypt Oil and Gas Strategic Analysis and Outlook to 2025 - Supply, Demand, Infrastructure, Investment and Market Shares
• Egypt Oil and Gas Industry Outlook to 2020 - Supply, Demand, Investment, Infrastructure (Fields, Blocks, Pipelines, LNG, Refinery, Storage Assets) and Companies
• Power Electronics for Electric Vehicles 2013-2023: Forecasts, Technologies, Players
• Switchmode RF and Microwave Power Amplifiers. Edition No. 2

CMOS VLSI LOW-POWER DESIGN. Edition No. 1

VDM Publishing House, May 2009, Pages: 120

Power dissipation is a critical parameter in digital design for the implementation of high performance portable, battery operated systems, such as wireless communications systems. Clocked or synchronous digital designs consume a significant amount of power associated with coordinating the operation of millions of transistors at GHz clock rates. Besides, the operating speed of such systems is limited by the slowest functional logic unit. By contrast, asynchronous designs are active only when doing useful work, enabling considerable savings in power and operating at the average speed of all components. Yet, the overhead associated with the asynchronous control units implementing the handshaking protocol, in terms of silicon area, speed and power, as well as the lack of Computer Aided Design (CAD) tools for use in such designs have limited the use of asynchronous techniques. In this book, the author describes the concept and challenges of asynchronous VLSI CMOS circuit design and presents a complete design methodology to overcome such challenges via the design and implementation of a 64-state, 1/2-rate Viterbi decoder suitable for wireless communications applications.

MOHAMED, ELKAWOKGY.
Dr. Mohamed Kawokgy is a senior design engineer at Intel Corporation. He received his B.Sc. degree at University of Alexandria, Egypt, in 2001. He received his M.A.Sc. and Ph.D. degrees, in VLSI design, at University of Toronto, Canada, in 2003 and 2007, respectively. Dr. Kawokgy held a senior ASIC design engineering position at AMD in 2007.