• 1-800-526-8630U.S. (TOLL FREE)
  • 1-917-300-0470EAST COAST U.S.
  • +353-1-416-8900REST OF WORLD

This product is currently not available for purchase.


Generating Code from Abstract VHDL Models. Edition No. 1 Product Image

Generating Code from Abstract VHDL Models. Edition No. 1

  • ID: 1899451
  • June 2008
  • 108 Pages
  • VDM Publishing House

Static methods are very successful in deriving crucial properties (e.g.timing behaviour) of safety critical systems. Some information in the analysed program are not available either because they cannot be determined statically or because they were intentionally sacrificed (i.e.abstracted) to make program analysis tractable. These abstractions make program simulation nondeterministic. This book describes the algorithms and semantics developed and used in building an abstraction-aware compiler that derives/generates pipeline analysis from an abstracted VHDL specification of the target microprocessor. This analysis is used in a commercial tool frame for deriving upper bound over execution time of critical tasks.
This book is useful for computer scientists and engineers concerned with computing timing analyses based on VHDL specification of the target hardware.

Mohamed Abdel Maksoud.
Mohamed Abdel Maksoud, MSc: Studied Informatics at Saarland Univeristy. Research Assistant at Compiler Construction Lab at Saarland University and Software Engineer at AbsInt Angewandte Informatik GmbH, Germany.

Note: Product cover images may vary from those shown

Our Clients

Our clients' logos