• +353-1-415-1241(GMT OFFICE HOURS)
  • 1-800-526-8630(US/CAN TOLL FREE)
  • 1-917-300-0470(EST OFFICE HOURS)

This product is currently not available for purchase.

RELATED PRODUCTS

Formal Verification of a Processor with Memory Management Units. Edition No. 1 - Product Image

Formal Verification of a Processor with Memory Management Units. Edition No. 1

  • Published: April 2008
  • Region: Global
  • 116 Pages
  • VDM Publishing House

In this book we present the formal verification of a
memory management unit which operates under specific conditions. We also present the formal verification
of a complex processor VAMP with support of address
translation by means of a memory management unit. The VAMP is an out-of-order 32-bit RISC CPU with a DLX instruction set, fully IEEE-compliant floating point units, and a memory unit. The VAMP also supports precise internal and external interrupts. It is modeled on the gate level and verified with respect to its specification. The subject of this book is based on the formal proof of the VAMP without address translation [Bey05] and on paper and pencil specification, implementation, and correctness proof of a memory management unit [Hil05]. The results of this work yield a formally verified gate-level implementation of the VAMP with support of address translation, with interrupts, and a cache memory interface with split instruction and data caches.

Iakov Dalinger.
Born in 1979. He received the MSc and PhD degrees in computer science from Saarland University (Germany), in 2002 and 2006, respectively. From 2006 to 2008, he was a director of Institute for Computer Science in Pacific National University (Russia). Now, he is deputy vice-president for science of Saint-Petersburg State University of Civil Aviation.

Note: Product cover images may vary from those shown

Our Clients

Our clients' logos