|
|
 |
|
Viewing report
|
|
|
|
Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL
John Wiley and Sons Ltd, June 2011, Pages: 232
Digital systems design requires a rigorous modeling and simulation analysis that eliminates design risks and potential harm to users. This book provides an introduction to digital system design through modeling and simulation concepts and features an introduction to analytical and computational methods that allow readers to model and simulate digital principles using Very High Speed Integrated Circuit Hardware Description Language (VHDL) programming. The practical application of modeling and synthesis to digital system design to establish a basis for effective design is presented. The book also features a systematic tutorial of how basic digital systems function. Theoretical principles, mathematical models, computer simulations, and basic methods of analysis are integrated throughout, and a solid foundation using discrete mathematics modeling and simulation to gain unique insights that can only be achieved through modeling and synthesis is provided. Chapter coverage includes digital systems modeling and simulation; Boolean algebra and logic; number systems; VHDL design concepts; integrated logic; logic function optimization; combinatorial logic; sequential logic; and synchronous sequential logic.
Digital systems design requires a rigorous modeling and simulation analysis that eliminates design risks and potential harm to users. Introduction to Digital Systems Modeling and Simulation allows readers to model and simulate digital principles using Very High Speed Integrated Circuit Hardware Description Language (VHDL) programming. Extensively classroom and laboratory tested, the text provides scholars, practitioners, and students with learning objectives at the beginning of each chapter as well as the practical application of modeling and synthesis to digital system design to establish a basis for effective design.
Product samples
A sample for this product is available. Please Login/Register to download this sample.
|
|
|
|
