Computer System Design. System-on-Chip

Description: The next generation of computer system designers will be less concerned about details of processors and memories, and more concerned about the elements of a system tailored to particular applications. These designers will have a fundamental knowledge of processors and other elements in the system, but the success of their design will depend on the skills in making system-level tradeoffs that optimize the cost, performance and other attributes to meet application requirements. This book provides a new treatment of computer system design, particularly for System-on-Chip (SOC), which addresses the issues mentioned above. It begins with a global introduction, from the high-level view to the lowest common denominator (the chip itself), then moves on to the three main building blocks of an SOC (processor, memory, and interconnect). Next is an overview of what makes SOC unique (its customization ability and the applications that drive it). The final chapter presents future challenges for system design and SOC possibilities.

Contents:

Preface xiii
List of Abbreviations and Acronyms xvii
1 Introduction to the Systems Approach 1
1.1 System Architecture: An Overview 1
1.2 Components of the System: Processors, Memories, and Interconnects 2
1.3 Hardware and Software: Programmability Versus Performance 5
1.4 Processor Architectures 7
1.4.1 Processor: A Functional View 8
1.4.2 Processor: An Architectural View 9
1.5 Memory and Addressing 19
1.5.1 SOC Memory Examples 20
1.5.2 Addressing: The Architecture of Memory 21
1.5.3 Memory for SOC Operating System 22
1.6 System-Level Interconnection 24
1.6.1 Bus-Based Approach 24
1.6.2 Network-on-Chip Approach 25
1.7 An Approach for SOC Design 26
1.7.1 Requirements and Specifications 26
1.7.2 Design Iteration 27
1.8 System Architecture and Complexity 29
1.9 Product Economics and Implications for SOC 31
1.9.1 Factors Affecting Product Costs 31
1.9.2 Modeling Product Economics and Technology Complexity: The Lesson for SOC 33

1.10 Dealing with Design Complexity 34

1.10.1 Buying IP 34

1.10.2 Reconfiguration 35

1.11 Conclusions 37

1.12 Problem Set 38

2 Chip Basics: Time, Area, Power, Reliability, and Configurability 39

2.1 Introduction 39

2.1.1 Design Trade-Offs 39

2.1.2 Requirements and Specifications 42

2.2 Cycle Time 43

2.2.1 Defining a Cycle 43

2.2.2 Optimum Pipeline 44

2.2.3 Performance 46

2.3 Die Area and Cost 47

2.3.1 Processor Area 47

2.3.2 Processor Subunits 50

2.4 Ideal and Practical Scaling 53

2.5 Power 57

2.6 Area–Time–Power Trade-Offs in Processor Design 60

2.6.1 Workstation Processor 60

2.6.2 Embedded Processor 61

2.7 Reliability 62

2.7.1 Dealing with Physical Faults 62

2.7.2 Error Detection and Correction 65

2.7.3 Dealing with Manufacturing Faults 68

2.7.4 Memory and Function Scrubbing 69

2.8 Configurability 69

2.8.1 Why Configurable Design? 69

2.8.2 Area Estimate of Configurable Devices 70

2.9 Conclusion 71
Fax Order Form
To place an order via fax simply print this form, fill in the information below and fax the completed form to 646-607-1907 (from USA) or +353-1-481-1716 (from Rest of World). If you have any questions please visit http://www.researchandmarkets.com/contact/

Order Information
Please verify that the product information is correct.

<table>
<thead>
<tr>
<th>Product Name:</th>
<th>Computer System Design. System-on-Chip</th>
</tr>
</thead>
<tbody>
<tr>
<td>Web Address:</td>
<td><a href="http://www.researchandmarkets.com/reports/2171000/">http://www.researchandmarkets.com/reports/2171000/</a></td>
</tr>
<tr>
<td>Office Code:</td>
<td>SCLOPGYD</td>
</tr>
</tbody>
</table>

Product Format
Please select the product format and quantity you require:

| Quantity          | Hard Copy (Hard Back): USD 106 + USD 28 Shipping/Handling |

* Shipping/Handling is only charged once per order.

Contact Information
Please enter all the information below in BLOCK CAPITALS

<table>
<thead>
<tr>
<th>Title:</th>
<th>Mr ☐ Mrs ☐ Dr ☐ Miss ☐ Ms ☐ Prof ☐</th>
</tr>
</thead>
<tbody>
<tr>
<td>First Name:</td>
<td></td>
</tr>
<tr>
<td>Email Address: *</td>
<td></td>
</tr>
<tr>
<td>Job Title:</td>
<td></td>
</tr>
<tr>
<td>Organisation:</td>
<td></td>
</tr>
<tr>
<td>Address:</td>
<td></td>
</tr>
<tr>
<td>City:</td>
<td></td>
</tr>
<tr>
<td>Postal / Zip Code:</td>
<td></td>
</tr>
<tr>
<td>Country:</td>
<td></td>
</tr>
<tr>
<td>Phone Number:</td>
<td></td>
</tr>
<tr>
<td>Fax Number:</td>
<td></td>
</tr>
</tbody>
</table>

* Please refrain from using free email accounts when ordering (e.g. Yahoo, Hotmail, AOL)
Payment Information

Please indicate the payment method you would like to use by selecting the appropriate box.

☐ Pay by credit card: You will receive an email with a link to a secure webpage to enter your credit card details.

☐ Pay by check: Please post the check, accompanied by this form, to:
Research and Markets,
Guinness Center,
Taylors Lane,
Dublin 8,
Ireland.

☐ Pay by wire transfer: Please transfer funds to:
- Account number: 833 130 83
- Sort code: 98-53-30
- Swift code: ULSBIE2D
- IBAN number: IE78ULSB98533083313083
- Bank Address: Ulster Bank,
27-35 Main Street,
Blackrock,
Co. Dublin,
Ireland.

If you have a Marketing Code please enter it below:

Marketing Code: ____________________________

Please note that by ordering from Research and Markets you are agreeing to our Terms and Conditions at http://www.researchandmarkets.com/info/terms.asp

Please fax this form to:
(646) 607-1907 or (646) 964-6609 - From USA
+353-1-481-1716 or +353-1-653-1571 - From Rest of World