Texas Instrument DLP® PicoTM projector family - Reverse Costing Report

  • ID: 2239220
  • October 2012
  • Region: Global
  • 150 Pages
  • System Plus Consulting
1 of 3

System Plus Consulting is proud to publish the reverse costing report of three DLP® Pico™ projectors (DLP® nHD, DLP® 0.17 HVGA and the DLP® 0.3 WVGA) supplied by Texas instrument.

Featuring a nHD resolution (640 x 360) and packaged in a small ceramic housing (16mm x 6.9mm), The DLP nHD, is the thinnest and the smallest DLP Pico™ projector. It is ideally suited for mobile application and was extracted from the Galaxy beam phone.

The DLP1700, features a Half-VGA Resolution (480 x 320), and has a 0.17-Inch Micromirror Array Diagonal, while the DLP3000 features a Wide-VGA Resolution (608 × 684) and has a 0.3-Inch Micromirror Array Diagonal.

Both of them, are ideally suited for Pocket Projectors and were extracted from Optima devices.

This report provides complete teardown of the three DLP chipsets with:

- Detailed photos
- Material analysis
- Schematic assembly description
- Manufacturing Process Flow
- In-depth economical analysis
- Manufacturing cost breakdown
- Selling price estimation

Note: Product cover images may vary from those shown
2 of 3

Overview / Introduction
- Executive Summary
- Reverse Costing Methodology

Texas instrument Company Profile

Physical Analysis
- Synthesis of the Physical Analysis
- DLP® 0.17 HVGA: Package Characteristic
- DLP® 0.17 HVGA: Package Opening
- DLP® 0.17 HVGA: Package Cross Section
- DLP® 0.17 HVGA: Process technology
- DLP® 0.17 HVGA: Micromirrors-Pictures
- DLP® 0.3 WVGA: Package Characteristics
- DLP® 0.3 WVGA: Package Opening
- DLP® 0.3 WVGA: Package Cross Section
- DLP® 0.3 WVGA: Process technology
- DLP® 0.3 WVGA: Micromirrors-Pictures
- DLP® nHD: Package Characteristics
- DLP® nHD: Package Opening
- DLP® nHD: Package Cross Section
- DLP® nHD: Process technology
- DLP® nHD: Micromirrors-Pictures

Manufacturing Process Flow
- Wafers Fabrication Units
- Front-End Manufacturing Process Flow:
- Back-End Packaging Process Flow
- Back-End Packaging Assembly Unit

Cost Analysis
- Synthesis of the Cost Analysis
- CMOS Wafer Front-End Cost
- CMOS Die Cost
- MEMS Wafer Front-End Cost
- MEMS Front-End Cost per Steps
- MEMS Front-End Cost per Equipment
- MEMS Front-End Cost per Consumables
- MEMS Die Cost
- Back-End : Package Cost
- Back-End : Package Cost Per Steps
- Manufacturing Cost

Estimated Manufacturer Price



Note: Product cover images may vary from those shown
3 of 3
Note: Product cover images may vary from those shown


  • Quick Help: The report will be emailed to you. The report is sent in PDF format. This is an enterprise license, allowing all employees within your organisation access to the product.


If you have a more general question about our products please try our



Our Clients

  • Hewlett-Packard Company
  • Microsoft Corporation
  • Philips N.V.
  • SONY Corporation
  • Cypress Semiconductor Corporation
  • Panasonic Corporation