+353-1-416-8900REST OF WORLD
+44-20-3973-8888REST OF WORLD
1-917-300-0470EAST COAST U.S
1-800-526-8630U.S. (TOLL FREE)


Integrated Circuit Failure Analysis. A Guide to Preparation Techniques. Edition No. 1. Quality and Reliability Engineering Series

  • ID: 2178118
  • Book
  • January 1998
  • 190 Pages
  • John Wiley and Sons Ltd
Fault analysis of highly-integrated semiconductor circuits has become an indispensable discipline in the optimization of product quality. Integrated Circuit Failure Analysis describes state-of-the-art procedures for exposing suspected failure sites in semiconductor devices. The author adopts a hands-on problem-oriented approach, founded on many years of practical experience, complemented by the explanation of basic theoretical principles. Features include: Advanced methods in device preparation and technical procedures for package inspection and semiconductor reliability. Illustration of chip isolation and step-by-step delayering of chips by wet chemical and modern plasma dry etching techniques. Particular analysis of bipolar and MOS circuits, although techniques are equally relevant to other semiconductors. Advice on the choice of suitable laboratory equipment. Numerous photographs and drawings providing guidance for checking results. Focusing on modern techniques, this practical text will enable both academic and industrial researchers and IC designers to expand the range of analytical and preparative methods at their disposal and to adapt to the needs of new technologies.
Note: Product cover images may vary from those shown
Purpose and Importance of Preparatory Semiconductor Analysis.
Opening the Package: Chip Insulation.
Wet Chemical Etching Procedures for Removing Layers of the ChipStructure.
Crystallographic Etching in the Silicon.
Dry Etching in the Plasma.
Microsectioning Technology, Metallography.
Note: Product cover images may vary from those shown
Friedrich Beck Siemens AG, Munich, Germany.
Note: Product cover images may vary from those shown