+353-1-416-8900REST OF WORLD
+44-20-3973-8888REST OF WORLD
1-917-300-0470EAST COAST U.S
1-800-526-8630U.S. (TOLL FREE)


System on Chip Interfaces for Low Power Design

  • ID: 3084342
  • Book
  • 406 Pages
  • Elsevier Science and Technology
1 of 3
System on Chip Interfaces for Low Power Design provides a top-down understanding of interfaces available to SoC developers, not only the underlying protocols and architecture of each, but also how they interact and the tradeoffs involved. The book offers a common context to help understand the variety of available interfaces and make sense of technology from different vendors aligned with multiple standards. With particular emphasis on power as a factor, the authors explain how each interface performs in various usage scenarios and discuss their advantages and disadvantages. Readers learn to make educated decisions on what interfaces to use when designing systems and gain insight for innovating new/custom interfaces for a subsystem and their potential impact.

- Provides a top-down guide to SoC interfaces for memory, multimedia, sensors, display, and communication- Explores the underlying protocols and architecture of each interface with multiple examples- Guides through competing standards and explains how different interfaces might interact or interfere with each other- Explains challenges in system design, validation, debugging and their impact on development

Please Note: This is an On Demand product, delivery may take up to 11 working days after payment has been received.
Note: Product cover images may vary from those shown
2 of 3
  1. SoC Design Fundamentals and Evolution
  2. Understanding Power Consumption Fundamentals
  3. Generic SoC Architecture and Components
  4. Display Interfaces
  5. Multimedia Interfaces
  6. Communication Interfaces
  7. Memory Interfaces
  8. Security Interfaces
  9. Power Interfaces
  10. Sensor Interfaces
  11. Input Device Interfaces
  12. Debug Interfaces

Appendix A: USB3.0 Appendix B: Industry Consortiums Appendix C: Overview of Intel SoC: Baytrail

Note: Product cover images may vary from those shown
3 of 3


4 of 3
Mishra, Sanjeeb
Sanjeeb Mishra is a Validation Architect with Intel. He has 15 years of experience ranging from hardware system design to SOC validation for telecom, consumer electronics, PC and mobility products; and has specific expertise on SoC architecture for mobile devices.
Singh, Neeraj Kumar
Neeraj Kumar Singh is a Platform Architect for tablet platforms at Intel. Prior to this he worked on CPU, Graphics and Chipset validation tools. His areas of expertise are hardware software co-design, SoC system architecture, and system software design and development.
Rousseau, Vijayakrishnan
Vijayakrishnan Rousseau is a Technical Lead at Intel. He has 15 years of experience in GPU and SOC validation with specialization in Display interfaces like HDMI, Display Port and Emulation.
Note: Product cover images may vary from those shown