Samsung 3D TSV – Stacked DDR4 DRAM - Reverse Costing Analysis

  • ID: 3329791
  • Report
  • Region: Global
  • 100 Pages
  • System Plus Consulting
1 of 4
3D TSV technology is expected to reach $4.8B in revenues by 2019, mainly driven by 3D stacked DRAM and followed by 3D Logic/Memory and Wide I/O according to Yole Développement. With 40% share in the DRAM market, Samsung is by far the number 1 player. By introducing 3D TSV stacking in their latest 64GB DDR4, Samsung allows this technology to enter in the main stream.

This registered dual Inline memory module (RDIMM) includes 36 DDR4 DRAM chips (ref. K4AAG045WD), each of which consists of four 4Gb DDR4 DRAM dies (Ref. K4A4G085WD). The chips are manufactured using Samsung’s 20nm process technology and 3D TSV via-middle package technology.

As a result, the new 64GB TSV module performs twice as fast as a 64GB module that uses wire bonding packaging, while consuming approximately half the power.

On the process side, Samsung used a temporary bonding approach using adhesive glue material and copper via-filled using bottom up filling. Also, System Plus paid particular attention in identifying all technical choices made by Samsung on process and equipment (wafer bonding, DRIE via etching, via filling, bumping, underfill…).

The report includes a complete physical analysis and cost estimation of the 3D packaging process, as well as a detailed description of the manufacturing process.
Note: Product cover images may vary from those shown
2 of 4
1. Overview / Introduction

2. Samsung Electronics Company Profile

3. Physical Analysis
- Physical Analysis Methodology
- Module
- RDIMM Module Views & Dimensions
- Package
- View, Dimensions & Marking
- Package Opening
- Package PCB Line/Space
- DRAM Die
- View, Dimensions & Marking
- Bond Pads & TSVs
- Die Delayering
- TSV Details
- Cross-Section
- Package Cross-Section
- Micro-bumps Cross-Section
- TSV Cross-Section
- Flip-Chip Bumps Cross-Section

4. Manufacturing Process Flow
- Global Overview
- TSV & Bumping Process Flow
- Flip-Chip & Stacking Process Flow
- Package Assembly Unit

5. Cost Analysis
- Main steps of economic analysis
- Yields Hypotheses
- DRAM Front-End Cost
- TSV Manufacturing Cost
- TSV Manufacturing Cost per Process Steps
- Micro-Bumping Manufacturing Cost
- Micro-Bumping Cost per Process Steps
- Flip-Chip Bumping Manufacturing Cost
- Flip-Chip Bumping Cost per Process Steps
- DRAM Die Cost
- Final Packaging Cost
- Final Packaging Cost per Process Steps
- Component Cost
Note: Product cover images may vary from those shown
3 of 4


4 of 4
Note: Product cover images may vary from those shown