+353-1-416-8900REST OF WORLD
+44-20-3973-8888REST OF WORLD
1-917-300-0470EAST COAST U.S
1-800-526-8630U.S. (TOLL FREE)


Resource Efficient LDPC Decoders. From Algorithms to Hardware Architectures

  • ID: 4226467
  • Book
  • December 2017
  • Elsevier Science and Technology

This book takes a practical hands-on approach to developing low complexity algorithms and transforming them into working hardware. It follows a complete design approach - from algorithms to hardware architectures - and addresses some of the challenges associated with their design, providing insight into implementing innovative architectures based on low complexity algorithms. The reader will learn:

  • Modern techniques to design, model and analyze low complexity LDPC algorithms as well as their hardware implementation
  • How to reduce computational complexity and power consumption using computer aided design techniques
  • All aspects of the design spectrum from algorithms to hardware implementation and performance trade-offs

Please Note: This is an On Demand product, delivery may take up to 11 working days after payment has been received.

Note: Product cover images may vary from those shown

1. Introduction 2. Overview of LDPC codes 3. Structure and flexibility of LDPC codes 4. LDPC decoding algorithms 5. LDPC decoder architectures 6. Hardware implementation of LDPC decoder 7. LDPC decoders in multimedia communication 8. Prospective LDPC applications

Appendix A : Sample C-Programs and MATLAB models for LDPC code construction and simulation B : Sample Verilog HDL codes for implementation of fully-parallel LDPC decoder architecture C : Sample Verilog HDL codes for implementation of partially-parallel LDPC decoder architecture

Note: Product cover images may vary from those shown
Vikram Chandrasetty Principal Engineer, ASIC Design, Western Digital Corporation.

Vikram Chandrasetty received Bachelor Degree in Electronics and Communication Engineering from Bangalore University (INDIA), Master Degree in VLSI System Design from Coventry University (UK) and PhD in Computer Systems Engineering from the University of South Australia (Australia). During his post-doctoral research fellowship at the University of New Castle (Australia) he worked on designing spatially coupled LDPC codes and hardware implementations. He reviews articles for many journals including Elsevier and IEEE Transactions. Vikram also has substantial experience as a professional engineer. He has worked on ASIC/FPGA design, error correction coding, electronic design automation, cryptography and communication systems for renowned companies including Motorola and SanDisk. He is currently working on designing memory controllers for next generation storage products in Western Digital.
Sayed Mahfuzul Aziz Professor, Electrical and Electronic Engineering, University of South Australia, Australia.

Syed Mahfuzul Aziz is a professor of Electrical and Electronic Engineering at the University of South Australia. His research interests are in the areas of digital systems, integrated circuit design, wireless sensor networks and smart energy systems. He leads research teams working in low power embedded processing architectures, reconfigurable sensing platforms, integration of novel sensors with electronics and communications. Prof Aziz has extensive experience in technology applications through collaborative projects and has led many industry funded projects. His recent industry collaborations involve emerging IoT applications in organic waste management, water and agriculture sectors. As lead investigator, he has attracted competitive funding from Australian Research Council and Australian government agencies, and also funding from various industry sectors including defence and health. Professor Aziz is a senior member of the IEEE. He was the recipient of the Prime Minister's Award for Australian University Teacher of the year in 2009.
Note: Product cover images may vary from those shown