+353-1-416-8900REST OF WORLD
+44-20-3973-8888REST OF WORLD
1-917-300-0470EAST COAST U.S
1-800-526-8630U.S. (TOLL FREE)


Building Resilient Systems

  • ID: 4519325
  • Book
  • November 2018
  • 200 Pages
  • Elsevier Science and Technology

Building Resilient Systems: Architecture, Modeling and Metrics brings together key concepts and methods to meet the crucial challenges of energy-efficient system resilience. Computer system design is undergoing a paradigm shift in the wake of several disruptive trends, including the increased difficulty in CMOS device technology scaling, the obstacles relating to power and reliability walls, and the evolution of computing paradigms in the era of Internet-of-things (IOT). This book presents a modern perspective on how to build resilient computer systems, emphasizing reliability without incurring unaffordable levels of overhead, such as processor chip area, net system power, or performance degradation.

Readers will find new generation modeling methods, cross-layer optimization and trade-off analysis techniques, along with the cross-layer error tolerant system architectures needed for the future.

  • Covers cross-layer resilience modeling, a new technique to optimize energy consumption across system layers
  • Explains the necessary tradeoffs to provide targeted system resilience without blowing a cost or power budget
  • Presents application-driven compute engines that offer cost-effective solutions for big data analytics, cloud or mobile computing, or cognitive systems that don't compromise end-user quality and system availability
  • Includes case studies illustrating examples of embedded, server, and supercomputing systems
Note: Product cover images may vary from those shown

1. Technology trends: power wall vs. reliability wall 2. Circuit- and gate-level fault models relevant to modern design 3. Fundamentals of application-level resilience modeling and analysis 4. Cross-layer resilience modeling and failure mitigation 5. Case studies

Note: Product cover images may vary from those shown
Bose, Pradip
Pradip Bose is a Research Staff Member and Manager of the Reliability- and Power-Aware Microarchitectures Department at IBM T. J. Watson Research Center. His research interests are in the area of processor and system architectures, with a focus on technology-aware design. Pradip is also an Adjunct Professor in the Department of Computer Science at Columbia University. During 1983-1987, Pradip was a member of IBM's pioneering RISC superscalar processor R&D team. During the 1989-90 academic year, Pradip was on sabbatical leave from IBM, serving as Visiting Associate Professor at Indian Statistical Institute (ISI) in Calcutta, India. At ISI, Pradip served as the coordinating leader of an UNDP-sponsored project on knowledge- based computer systems.
Note: Product cover images may vary from those shown